[GSoc 2018] [Student Introduction] Plugin for Electronic Design Automation tools

Previous Topic Next Topic
 
classic Classic list List threaded Threaded
3 messages Options
Reply | Threaded
Open this post in threaded view
|

[GSoc 2018] [Student Introduction] Plugin for Electronic Design Automation tools

udara de silva
Hi everyone,

My name is Udara De Silva and I am a Ph.D student from University of Akron. I got familiar with Jenkins while working on my project https://chiphackers.com/ I am really looking forward to work on a Jenkins project for this year GSOC. In particular, I am interested in extending Jenkins capabilities in Electronic Design Automation and Verification.

My familiar programming languages are JAVA, C++, Python and Matlab. Related to the project, I am familiar with Verilog and VHDL. I have also good experience in EDA tools like Design Compiler, PrimTime, SpyGlass, VCS and Model Sim. I have worked as an R&D Engineer at Synopsys before starting my Ph.D. I have participated in GSOC 2015 where I have completed a project mentored by MyHDL open source EDA module for Python. All my project results can be found on my blog http://design4hardware.blogspot.com/

Below are couple of my online profiles:
Linked In : https://www.linkedin.com/in/udara28/
GitHub    : https://github.com/udara28


About the project: Continuous integration in electronic design (specially in IP) is a real challenge. Jenkins strengths in Software CI can be used to address this challenge. An EDA plugin will be able to post results on unit tests, coverage (support from simulators need to be studied) and publish health status of IPs to public.

Best Regards,
Udara De Silva

--
You received this message because you are subscribed to the Google Groups "Jenkins Developers" group.
To unsubscribe from this group and stop receiving emails from it, send an email to [hidden email].
To view this discussion on the web visit https://groups.google.com/d/msgid/jenkinsci-dev/16f8971d-c318-4e52-ab58-e7760e3bd908%40googlegroups.com.
For more options, visit https://groups.google.com/d/optout.
Reply | Threaded
Open this post in threaded view
|

Re: [GSoc 2018] [Student Introduction] Plugin for Electronic Design Automation tools

Oleg Nenashev
Hi,

Thanks again for the interest. Just to provide some context to this thread, Udara has reached out to me and Martin 2 weeks ago. Since EDA tools are not the area of interest for the most of Jenkins devs, we decided to keep this thread in private for a while until we have a rough scope defined. Currently we have a private thread discussing what would be the project scope (mostly - tools, for which we want to create plugins). And this thread is pretty long by now :)

I hope we will come back to this mailing list soon. If somebody wants to join the preliminary discussion, just respond here.

Best regards,
Oleg

On Tuesday, February 20, 2018 at 4:58:57 AM UTC+1, udara de silva wrote:
Hi everyone,

My name is Udara De Silva and I am a Ph.D student from University of Akron. I got familiar with Jenkins while working on my project <a href="https://chiphackers.com/" target="_blank" rel="nofollow" onmousedown="this.href=&#39;https://www.google.com/url?q\x3dhttps%3A%2F%2Fchiphackers.com%2F\x26sa\x3dD\x26sntz\x3d1\x26usg\x3dAFQjCNEAXGe-4gM-uidWeIFcfkJPyQ-KOQ&#39;;return true;" onclick="this.href=&#39;https://www.google.com/url?q\x3dhttps%3A%2F%2Fchiphackers.com%2F\x26sa\x3dD\x26sntz\x3d1\x26usg\x3dAFQjCNEAXGe-4gM-uidWeIFcfkJPyQ-KOQ&#39;;return true;">https://chiphackers.com/ I am really looking forward to work on a Jenkins project for this year GSOC. In particular, I am interested in extending Jenkins capabilities in Electronic Design Automation and Verification.

My familiar programming languages are JAVA, C++, Python and Matlab. Related to the project, I am familiar with Verilog and VHDL. I have also good experience in EDA tools like Design Compiler, PrimTime, SpyGlass, VCS and Model Sim. I have worked as an R&D Engineer at Synopsys before starting my Ph.D. I have participated in GSOC 2015 where I have completed a project mentored by MyHDL open source EDA module for Python. All my project results can be found on my blog <a href="http://design4hardware.blogspot.com/" target="_blank" rel="nofollow" onmousedown="this.href=&#39;http://www.google.com/url?q\x3dhttp%3A%2F%2Fdesign4hardware.blogspot.com%2F\x26sa\x3dD\x26sntz\x3d1\x26usg\x3dAFQjCNEB4RH7_7klnghnlvKnnlEAAg3dSQ&#39;;return true;" onclick="this.href=&#39;http://www.google.com/url?q\x3dhttp%3A%2F%2Fdesign4hardware.blogspot.com%2F\x26sa\x3dD\x26sntz\x3d1\x26usg\x3dAFQjCNEB4RH7_7klnghnlvKnnlEAAg3dSQ&#39;;return true;">http://design4hardware.blogspot.com/

Below are couple of my online profiles:
Linked In : <a href="https://www.linkedin.com/in/udara28/" target="_blank" rel="nofollow" onmousedown="this.href=&#39;https://www.google.com/url?q\x3dhttps%3A%2F%2Fwww.linkedin.com%2Fin%2Fudara28%2F\x26sa\x3dD\x26sntz\x3d1\x26usg\x3dAFQjCNF-dRjmvV_PJSC8aoke6qU0g39Q-A&#39;;return true;" onclick="this.href=&#39;https://www.google.com/url?q\x3dhttps%3A%2F%2Fwww.linkedin.com%2Fin%2Fudara28%2F\x26sa\x3dD\x26sntz\x3d1\x26usg\x3dAFQjCNF-dRjmvV_PJSC8aoke6qU0g39Q-A&#39;;return true;">https://www.linkedin.com/in/udara28/
GitHub    : <a href="https://github.com/udara28" target="_blank" rel="nofollow" onmousedown="this.href=&#39;https://www.google.com/url?q\x3dhttps%3A%2F%2Fgithub.com%2Fudara28\x26sa\x3dD\x26sntz\x3d1\x26usg\x3dAFQjCNE3Yv8wC9U5HQJAR55bb1O2Z9ofdA&#39;;return true;" onclick="this.href=&#39;https://www.google.com/url?q\x3dhttps%3A%2F%2Fgithub.com%2Fudara28\x26sa\x3dD\x26sntz\x3d1\x26usg\x3dAFQjCNE3Yv8wC9U5HQJAR55bb1O2Z9ofdA&#39;;return true;">https://github.com/udara28


About the project: Continuous integration in electronic design (specially in IP) is a real challenge. Jenkins strengths in Software CI can be used to address this challenge. An EDA plugin will be able to post results on unit tests, coverage (support from simulators need to be studied) and publish health status of IPs to public.

Best Regards,
Udara De Silva

--
You received this message because you are subscribed to the Google Groups "Jenkins Developers" group.
To unsubscribe from this group and stop receiving emails from it, send an email to [hidden email].
To view this discussion on the web visit https://groups.google.com/d/msgid/jenkinsci-dev/de1fe78d-dd1a-467e-b6be-0b23130aa1ee%40googlegroups.com.
For more options, visit https://groups.google.com/d/optout.
Reply | Threaded
Open this post in threaded view
|

Re: [GSoc 2018] [Student Introduction] Plugin for Electronic Design Automation tools

Carlos Alberto Ruiz Naranjo
Hello,

I could help by contributing ideas. I use the continuous integration tool with FPGA (code coverage, automatic tests ...) I use GHDL.

Best regards.

El martes, 20 de febrero de 2018, 16:30:46 (UTC+1), Oleg Nenashev escribió:
Hi,

Thanks again for the interest. Just to provide some context to this thread, Udara has reached out to me and Martin 2 weeks ago. Since EDA tools are not the area of interest for the most of Jenkins devs, we decided to keep this thread in private for a while until we have a rough scope defined. Currently we have a private thread discussing what would be the project scope (mostly - tools, for which we want to create plugins). And this thread is pretty long by now :)

I hope we will come back to this mailing list soon. If somebody wants to join the preliminary discussion, just respond here.

Best regards,
Oleg

On Tuesday, February 20, 2018 at 4:58:57 AM UTC+1, udara de silva wrote:
Hi everyone,

My name is Udara De Silva and I am a Ph.D student from University of Akron. I got familiar with Jenkins while working on my project <a href="https://chiphackers.com/" rel="nofollow" target="_blank" onmousedown="this.href=&#39;https://www.google.com/url?q\x3dhttps%3A%2F%2Fchiphackers.com%2F\x26sa\x3dD\x26sntz\x3d1\x26usg\x3dAFQjCNEAXGe-4gM-uidWeIFcfkJPyQ-KOQ&#39;;return true;" onclick="this.href=&#39;https://www.google.com/url?q\x3dhttps%3A%2F%2Fchiphackers.com%2F\x26sa\x3dD\x26sntz\x3d1\x26usg\x3dAFQjCNEAXGe-4gM-uidWeIFcfkJPyQ-KOQ&#39;;return true;">https://chiphackers.com/ I am really looking forward to work on a Jenkins project for this year GSOC. In particular, I am interested in extending Jenkins capabilities in Electronic Design Automation and Verification.

My familiar programming languages are JAVA, C++, Python and Matlab. Related to the project, I am familiar with Verilog and VHDL. I have also good experience in EDA tools like Design Compiler, PrimTime, SpyGlass, VCS and Model Sim. I have worked as an R&D Engineer at Synopsys before starting my Ph.D. I have participated in GSOC 2015 where I have completed a project mentored by MyHDL open source EDA module for Python. All my project results can be found on my blog <a href="http://design4hardware.blogspot.com/" rel="nofollow" target="_blank" onmousedown="this.href=&#39;http://www.google.com/url?q\x3dhttp%3A%2F%2Fdesign4hardware.blogspot.com%2F\x26sa\x3dD\x26sntz\x3d1\x26usg\x3dAFQjCNEB4RH7_7klnghnlvKnnlEAAg3dSQ&#39;;return true;" onclick="this.href=&#39;http://www.google.com/url?q\x3dhttp%3A%2F%2Fdesign4hardware.blogspot.com%2F\x26sa\x3dD\x26sntz\x3d1\x26usg\x3dAFQjCNEB4RH7_7klnghnlvKnnlEAAg3dSQ&#39;;return true;">http://design4hardware.blogspot.com/

Below are couple of my online profiles:
Linked In : <a href="https://www.linkedin.com/in/udara28/" rel="nofollow" target="_blank" onmousedown="this.href=&#39;https://www.google.com/url?q\x3dhttps%3A%2F%2Fwww.linkedin.com%2Fin%2Fudara28%2F\x26sa\x3dD\x26sntz\x3d1\x26usg\x3dAFQjCNF-dRjmvV_PJSC8aoke6qU0g39Q-A&#39;;return true;" onclick="this.href=&#39;https://www.google.com/url?q\x3dhttps%3A%2F%2Fwww.linkedin.com%2Fin%2Fudara28%2F\x26sa\x3dD\x26sntz\x3d1\x26usg\x3dAFQjCNF-dRjmvV_PJSC8aoke6qU0g39Q-A&#39;;return true;">https://www.linkedin.com/in/udara28/
GitHub    : <a href="https://github.com/udara28" rel="nofollow" target="_blank" onmousedown="this.href=&#39;https://www.google.com/url?q\x3dhttps%3A%2F%2Fgithub.com%2Fudara28\x26sa\x3dD\x26sntz\x3d1\x26usg\x3dAFQjCNE3Yv8wC9U5HQJAR55bb1O2Z9ofdA&#39;;return true;" onclick="this.href=&#39;https://www.google.com/url?q\x3dhttps%3A%2F%2Fgithub.com%2Fudara28\x26sa\x3dD\x26sntz\x3d1\x26usg\x3dAFQjCNE3Yv8wC9U5HQJAR55bb1O2Z9ofdA&#39;;return true;">https://github.com/udara28


About the project: Continuous integration in electronic design (specially in IP) is a real challenge. Jenkins strengths in Software CI can be used to address this challenge. An EDA plugin will be able to post results on unit tests, coverage (support from simulators need to be studied) and publish health status of IPs to public.

Best Regards,
Udara De Silva

--
You received this message because you are subscribed to the Google Groups "Jenkins Developers" group.
To unsubscribe from this group and stop receiving emails from it, send an email to [hidden email].
To view this discussion on the web visit https://groups.google.com/d/msgid/jenkinsci-dev/7b40ba19-e86c-4b8d-b693-05faa74966c5%40googlegroups.com.
For more options, visit https://groups.google.com/d/optout.